Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_rx Download
 Description: Based verilog the uart receiver module, sampling 16 times the baud rate, parity function with selectable, successful simulation.
 Downloaders recently: [More information of uploader Liu]
 To Search:
File list (Check if you may need any files): 
 

uart_rx.v

CodeBus www.codebus.net