Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: Signal generator design The signal generator is controlled by waveform selection switch output waveform, respectively, can output sine wave, square wave and triangular wave three waveforms, the waveform period is 2 seconds (40M active crystal frequency control). Consider the capacity of the program, each waveform in a cycle are taken 16 sampling points, each sample data is 8 (value range: 00000000 ~ 11111111). It is required to output the 8-bit binary data (in decimal format) before the D/A conversion to the digital tube for dynamic demonstration.
 Downloaders recently: [More information of uploader 韩大马]
 To Search:
File list (Check if you may need any files):
 

DDS\bin2dec.v
...\clk200Hz.v
...\clk8Hz.v
...\DDS.asm.rpt
...\DDS.done
...\DDS.fit.rpt
...\DDS.fit.smsg
...\DDS.fit.summary
...\DDS.flow.rpt
...\DDS.map.rpt
...\DDS.map.summary
...\DDS.pin
...\DDS.qpf
...\DDS.qsf
...\DDS.sof
...\DDS.sta.rpt
...\DDS.sta.summary
...\DDS.v
...\display.v
...\HEX.v
...\SHEX.v
...\wave_gen.v
...\db\DDS.amm.cdb
...\..\DDS.asm.qmsg
...\..\DDS.asm.rdb
...\..\DDS.asm_labs.ddb
...\..\DDS.cbx.xml
...\..\DDS.cmp.bpm
...\..\DDS.cmp.cdb
...\..\DDS.cmp.hdb
...\..\DDS.cmp.kpt
...\..\DDS.cmp.logdb
...\..\DDS.cmp.rdb
...\..\DDS.cmp_merge.kpt
...\..\DDS.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...\..\DDS.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
...\..\DDS.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
...\..\DDS.db_info
...\..\DDS.fit.qmsg
...\..\DDS.hier_info
...\..\DDS.hif
...\..\DDS.idb.cdb
...\..\DDS.lpc.html
...\..\DDS.lpc.rdb
...\..\DDS.lpc.txt
...\..\DDS.map.bpm
...\..\DDS.map.cdb
...\..\DDS.map.hdb
...\..\DDS.map.kpt
...\..\DDS.map.logdb
...\..\DDS.map.qmsg
...\..\DDS.map_bb.cdb
...\..\DDS.map_bb.hdb
...\..\DDS.map_bb.logdb
...\..\DDS.pre_map.cdb
...\..\DDS.pre_map.hdb
...\..\DDS.rtlv.hdb
...\..\DDS.rtlv_sg.cdb
...\..\DDS.rtlv_sg_swap.cdb
...\..\DDS.sgdiff.cdb
...\..\DDS.sgdiff.hdb
...\..\DDS.sld_design_entry_dsc.sci
...\..\DDS.smart_action.txt
...\..\DDS.smp_dump.txt
...\..\DDS.sta.qmsg
...\..\DDS.sta.rdb
...\..\DDS.sta_cmp.8_slow_1200mv_85c.tdb
...\..\DDS.syn_hier_info
...\..\DDS.tiscmp.fastest_slow_1200mv_0c.ddb
...\..\DDS.tiscmp.fastest_slow_1200mv_85c.ddb
...\..\DDS.tiscmp.fast_1200mv_0c.ddb
...\..\DDS.tiscmp.slow_1200mv_0c.ddb
...\..\DDS.tiscmp.slow_1200mv_85c.ddb
...\..\DDS.tis_db_list.ddb
...\..\logic_util_heursitic.dat
...\..\prev_cmp_DDS.qmsg
...\..\altsyncram_6u14.tdf
...\..\altsyncram_iu14.tdf
...\..\altsyncram_mu14.tdf
...\..\cmpr_ngc.tdf
...\..\cmpr_qgc.tdf
...\..\cmpr_sgc.tdf
...\..\cmpr_tgc.tdf
...\..\cntr_23j.tdf
...\..\cntr_bgi.tdf
...\..\cntr_egi.tdf
...\..\cntr_i6j.tdf
...\..\cntr_kgi.tdf
...\..\cntr_lgi.tdf
...\..\DDS.autoh_e40e1.map.reg_db.cdb
...\..\DDS.autos_3e921.map.reg_db.cdb
...\..\DDS.cmp.idb
...\..\DDS.map.ammdb
...\..\DDS.map.rdb
...\..\DDS.pplq.rdb
...\..\DDS.pti_db_list.ddb
...\..\DDS.root_partition.map.reg_db.cdb
...\..\DDS.routing.rdb
...\..\DDS.vpr.ammdb
...\..\decode_dvf.tdf
    

CodeBus www.codebus.net