Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ex_2 Download
 Description: CS_r[0] < CS CS_r[1] < CS_r[0] wrreq_r[0] < wrreq wrreq_r[1] < wrreq_r[0] READ_sig_old[0] < READ_sig READ_sig_old[1] < READ_sig_old[0]
 Downloaders recently: [More information of uploader 王亚斌]
 To Search:
File list (Check if you may need any files):
 

hls_prj\myrgb2gray\.apc\autopilot.apfmapping
.......\..........\.cproject
.......\..........\.project
.......\..........\.settings\myrgb2gray.Debug.launch
.......\..........\.........\myrgb2gray.Release.launch
.......\..........\solution1\directives.tcl
.......\..........\.........\script.tcl
.......\..........\.........\solution1.aps
.......\..........\.........\solution1.directive
.......\..........\.rc\myrgb2gray.cpp
.......\..........\...\myrgb2gray.h
.......\..........\vivado_hls.app
.......\..........\.apc\.src
.......\..........\....\.tb
.......\..........\solution1\.tcls
.......\..........\.apc
.......\..........\.settings
.......\..........\solution1
.......\..........\src
.......\myrgb2gray
hls_prj
    

CodeBus www.codebus.net