Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fixed_point_arithmetic Download
 Description: This project was started in order to create fixed point (Q format) arithmetic modules in verilog.
 Downloaders recently: [More information of uploader asdtgg]
 To Search:
File list (Check if you may need any files):
 

fixed_point_arithmetic\fixed_point_arithmetic_parameterized\trunk\implementation\top.v
......................\....................................\.....\src\qadd.v
......................\....................................\.....\...\qdiv.v
......................\....................................\.....\...\qmult.v
......................\....................................\.....\...\qtwosComp.v
......................\....................................\.....\testfixtures\qadd_tf.v
......................\....................................\.....\............\qdiv_tf.v
......................\....................................\.....\............\qmult_tf.v
......................\....................................\.....\implementation
......................\....................................\.....\src
......................\....................................\.....\testfixtures
......................\....................................\branches
......................\....................................\tags
......................\....................................\trunk
......................\fixed_point_arithmetic_parameterized
fixed_point_arithmetic
    

CodeBus www.codebus.net