Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: design Download
 Description: State machine description style, with the value of the state machine structure- Huawei internal
 Downloaders recently: [More information of uploader Lay]
 To Search:
File list (Check if you may need any files): 
 

design\ex_fsm.v
......\ex_fsm.vo
design

CodeBus www.codebus.net