Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ex2 Download
 Description: Based on NIOS II embedded development a minimum hardware system, software, download the test program test directly
 Downloaders recently: [More information of uploader liu liushuai]
 To Search:
File list (Check if you may need any files):
 

ex2
...\.sopc_builder
...\.............\filters.xml
...\.............\install.ptf
...\.............\install2.ptf
...\.............\preferences.xml
...\cpu.ocp
...\cpu.sdc
...\cpu.v
...\cpu_ic_tag_ram.mif
...\cpu_jtag_debug_module_sysclk.v
...\cpu_jtag_debug_module_tck.v
...\cpu_jtag_debug_module_wrapper.v
...\cpu_mult_cell.v
...\cpu_ociram_default_contents.mif
...\cpu_oci_test_bench.v
...\cpu_rf_ram_a.mif
...\cpu_rf_ram_b.mif
...\cpu_test_bench.v
...\db
...\..\add_sub_8ri.tdf
...\..\altsyncram_0jb1.tdf
...\..\altsyncram_3nf1.tdf
...\..\altsyncram_4nf1.tdf
...\..\altsyncram_9tl1.tdf
...\..\altsyncram_c9d1.tdf
...\..\altsyncram_e502.tdf
...\..\altsyncram_kib1.tdf
...\..\altsyncram_q0g1.tdf
...\..\altsyncram_qed1.tdf
...\..\altsyncram_r003.tdf
...\..\altsyncram_stf1.tdf
...\..\altsyncram_t072.tdf
...\..\a_dpfifo_8t21.tdf
...\..\a_fefifo_7cf.tdf
...\..\cntr_fjb.tdf
...\..\cntr_rj7.tdf
...\..\decode_7oa.tdf
...\..\ded_mult_2o81.tdf
...\..\dffpipe_93c.tdf
...\..\dpram_5h21.tdf
...\..\first_q2_prj.amm.cdb
...\..\first_q2_prj.asm.qmsg
...\..\first_q2_prj.asm.rdb
...\..\first_q2_prj.asm_labs.ddb
...\..\first_q2_prj.cbx.xml
...\..\first_q2_prj.cmp.bpm
...\..\first_q2_prj.cmp.cdb
...\..\first_q2_prj.cmp.hdb
...\..\first_q2_prj.cmp.kpt
...\..\first_q2_prj.cmp.logdb
...\..\first_q2_prj.cmp.rdb
...\..\first_q2_prj.cmp0.ddb
...\..\first_q2_prj.cmp1.ddb
...\..\first_q2_prj.cmp2.ddb
...\..\first_q2_prj.cmp_merge.kpt
...\..\first_q2_prj.db_info
...\..\first_q2_prj.fit.qmsg
...\..\first_q2_prj.hier_info
...\..\first_q2_prj.hif
...\..\first_q2_prj.idb.cdb
...\..\first_q2_prj.lpc.html
...\..\first_q2_prj.lpc.rdb
...\..\first_q2_prj.lpc.txt
...\..\first_q2_prj.map.bpm
...\..\first_q2_prj.map.cdb
...\..\first_q2_prj.map.hdb
...\..\first_q2_prj.map.kpt
...\..\first_q2_prj.map.logdb
...\..\first_q2_prj.map.qmsg
...\..\first_q2_prj.map_bb.cdb
...\..\first_q2_prj.map_bb.hdb
...\..\first_q2_prj.map_bb.logdb
...\..\first_q2_prj.pre_map.cdb
...\..\first_q2_prj.pre_map.hdb
...\..\first_q2_prj.rtlv.hdb
...\..\first_q2_prj.rtlv_sg.cdb
...\..\first_q2_prj.rtlv_sg_swap.cdb
...\..\first_q2_prj.sgdiff.cdb
...\..\first_q2_prj.sgdiff.hdb
...\..\first_q2_prj.sld_design_entry.sci
...\..\first_q2_prj.sld_design_entry_dsc.sci
...\..\first_q2_prj.smart_action.txt
...\..\first_q2_prj.smp_dump.txt
...\..\first_q2_prj.sta.qmsg
...\..\first_q2_prj.sta.rdb
...\..\first_q2_prj.sta_cmp.8_slow.tdb
...\..\first_q2_prj.syn_hier_info
...\..\first_q2_prj.tis_db_list.ddb
...\..\logic_util_heursitic.dat
...\..\mult_add_4cr2.tdf
...\..\mult_add_6cr2.tdf
...\..\mux_4kb.tdf
...\..\prev_cmp_first_q2_prj.qmsg
...\..\scfifo_1n21.tdf
...\first_nios2_sys.bsf
...\first_nios2_sys.html
...\first_nios2_sys.ptf
...\first_nios2_sys.ptf.8.0
...\first_nios2_sys.ptf.bak
    

CodeBus www.codebus.net