Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PowerSum Download
 Description: The main function of this module is to achieve power and data the unit to solve, that is the real part of the input signal, the imaginary part to solve the square and then put the two together, there are 1024 complex data interfaces within each range cell: clk effective signal and power module input signal, 1bit, active high PowerSumInRe:: clock signal, 50MHz rst_n reset signal, active low PowerSumInEn real power module and the input signal, 8bit PowerSumInIm: power module input signal and imaginary section, 8bit PowerSumOut: power and the module output signal, namely power and, 16bit PowerSumOutEn: power and the module output signal is valid, 1bit, active high
 Downloaders recently: [More information of uploader 一哥]
 To Search:
File list (Check if you may need any files):
 

PowerSum.v
    

CodeBus www.codebus.net