Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: project_1 Download
 Description: Creation of FPGA-based device. circuit represents a simple device, containing D Flip-Flop with optional asynchronous Reset inputs and AND logic gate
 Downloaders recently: [More information of uploader Tasko]
 To Search:
File list (Check if you may need any files):
 

project_1
.........\project_1.cache
.........\...............\compile_simlib
.........\...............\..............\activehdl
.........\...............\..............\ies
.........\...............\..............\modelsim
.........\...............\..............\questa
.........\...............\..............\riviera
.........\...............\..............\vcs
.........\...............\wt
.........\...............\..\gui_resources.wdf
.........\...............\..\java_command_handlers.wdf
.........\...............\..\project.wpc
.........\...............\..\synthesis.wdf
.........\...............\..\synthesis_details.wdf
.........\...............\..\webtalk_pa.xml
.........\...............\..\xsim.wdf
.........\project_1.hw
.........\............\project_1.lpr
.........\project_1.ip_user_files
.........\.......................\bd
.........\.......................\..\schematic
.........\.......................\..\.........\hdl
.........\.......................\..\.........\...\schematic.vhd
.........\.......................\..\.........\ip
.........\.......................\..\.........\..\schematic_and_comp_0_0
.........\.......................\..\.........\..\......................\sim
.........\.......................\..\.........\..\......................\...\schematic_and_comp_0_0.vhd
.........\.......................\..\.........\..\schematic_fdc_comp_0_0
.........\.......................\..\.........\..\......................\sim
.........\.......................\..\.........\..\......................\...\schematic_fdc_comp_0_0.vhd
.........\.......................\README.txt
.........\.......................\sim_scripts
.........\.......................\...........\schematic
.........\.......................\...........\.........\activehdl
.........\.......................\...........\.........\.........\compile.do
.........\.......................\...........\.........\.........\file_info.txt
.........\.......................\...........\.........\.........\README.txt
.........\.......................\...........\.........\.........\schematic.sh
.........\.......................\...........\.........\.........\schematic.udo
.........\.......................\...........\.........\.........\simulate.do
.........\.......................\...........\.........\.........\wave.do
.........\.......................\...........\.........\ies
.........\.......................\...........\.........\...\file_info.txt
.........\.......................\...........\.........\...\README.txt
.........\.......................\...........\.........\...\run.f
.........\.......................\...........\.........\...\schematic.sh
.........\.......................\...........\.........\modelsim
.........\.......................\...........\.........\........\compile.do
.........\.......................\...........\.........\........\file_info.txt
.........\.......................\...........\.........\........\README.txt
.........\.......................\...........\.........\........\schematic.sh
.........\.......................\...........\.........\........\schematic.udo
.........\.......................\...........\.........\........\simulate.do
.........\.......................\...........\.........\........\wave.do
.........\.......................\...........\.........\questa
.........\.......................\...........\.........\......\compile.do
.........\.......................\...........\.........\......\elaborate.do
.........\.......................\...........\.........\......\file_info.txt
.........\.......................\...........\.........\......\README.txt
.........\.......................\...........\.........\......\schematic.sh
.........\.......................\...........\.........\......\schematic.udo
.........\.......................\...........\.........\......\simulate.do
.........\.......................\...........\.........\......\wave.do
.........\.......................\...........\.........\README.txt
.........\.......................\...........\.........\riviera
.........\..................

CodeBus www.codebus.net