Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CLOCK Download
 Description: Implement electronic clock, use CYCLONE V, has been successfully verified, attach the project file
 Downloaders recently: [More information of uploader 陈俊奕]
 To Search:
File list (Check if you may need any files):
 

CLOCK
.....\c5_pin_model_dump.txt
.....\cio_dump_disallowed_lists.echo
.....\CLOCK.qpf
.....\CLOCK.qsf
.....\CLOCK.qsf.bak
.....\CLOCK.qws
.....\CLOCK.vhd
.....\CLOCK.vhd.bak
.....\CLOCKTEST.vhd
.....\CLOCKTEST.vhd.bak
.....\CLOCKTOPTOP.vhd
.....\CLOCK_description.txt
.....\CLOCK_nativelink_simulation.rpt
.....\CLOCK_TOP.bsf
.....\CLOCK_TOP.vhd
.....\CLOCK_TOP.vhd.bak
.....\convert3to8.vhd
.....\counter.vhd
.....\COUNTER24.vhd
.....\COUNTER24.vhd.bak
.....\COUNTER60.vhd
.....\COUNTER60.vhd.bak
.....\db
.....\..\CLOCK.asm.qmsg
.....\..\CLOCK.asm.rdb
.....\..\CLOCK.cbx.xml
.....\..\CLOCK.cmp.bpm
.....\..\CLOCK.cmp.cdb
.....\..\CLOCK.cmp.hdb
.....\..\CLOCK.cmp.idb
.....\..\CLOCK.cmp.kpt
.....\..\CLOCK.cmp.logdb
.....\..\CLOCK.cmp.rdb
.....\..\CLOCK.cmp_merge.kpt
.....\..\CLOCK.cyclonev_io_sim_cache.ff_0c_fast.hsd
.....\..\CLOCK.cyclonev_io_sim_cache.ff_85c_fast.hsd
.....\..\CLOCK.cyclonev_io_sim_cache.ss_0c_slow.hsd
.....\..\CLOCK.cyclonev_io_sim_cache.ss_85c_slow.hsd
.....\..\CLOCK.db_info
.....\..\CLOCK.eda.qmsg
.....\..\CLOCK.fit.qmsg
.....\..\CLOCK.hier_info
.....\..\CLOCK.hif
.....\..\CLOCK.ipinfo
.....\..\CLOCK.lpc.html
.....\..\CLOCK.lpc.rdb
.....\..\CLOCK.lpc.txt
.....\..\CLOCK.map.ammdb
.....\..\CLOCK.map.bpm
.....\..\CLOCK.map.cdb
.....\..\CLOCK.map.hdb
.....\..\CLOCK.map.kpt
.....\..\CLOCK.map.logdb
.....\..\CLOCK.map.qmsg
.....\..\CLOCK.map.rdb
.....\..\CLOCK.map_bb.cdb
.....\..\CLOCK.map_bb.hdb
.....\..\CLOCK.map_bb.logdb
.....\..\CLOCK.pplq.rdb
.....\..\CLOCK.pre_map.hdb
.....\..\CLOCK.pti_db_list.ddb
.....\..\CLOCK.root_partition.map.reg_db.cdb
.....\..\CLOCK.routing.rdb
.....\..\CLOCK.rpp.qmsg
.....\..\CLOCK.rtlv.hdb
.....\..\CLOCK.rtlv_sg.cdb
.....\..\CLOCK.rtlv_sg_swap.cdb
.....\..\CLOCK.sgate.rvd
.....\..\CLOCK.sgate_sm.rvd
.....\..\CLOCK.sld_design_entry.sci
.....\..\CLOCK.sld_design_entry_dsc.sci
.....\..\CLOCK.smart_action.txt
.....\..\CLOCK.sta.qmsg
.....\..\CLOCK.sta.rdb
.....\..\CLOCK.sta_cmp.8_slow_1100mv_85c.tdb
.....\..\CLOCK.syn_hier_info
.....\..\CLOCK.tiscmp.fastest_slow_1100mv_0c.ddb
.....\..\CLOCK.tiscmp.fastest_slow_1100mv_85c.ddb
.....\..\CLOCK.tiscmp.fast_1100mv_0c.ddb
.....\..\CLOCK.tiscmp.fast_1100mv_85c.ddb
.....\..\CLOCK.tiscmp.slow_1100mv_0c.ddb
.....\..\CLOCK.tiscmp.slow_1100mv_85c.ddb
.....\..\CLOCK.tis_db_list.ddb
.....\..\CLOCK.vpr.ammdb
.....\..\logic_util_heursitic.dat
.....\..\prev_cmp_CLOCK.qmsg
.....\DECODER24.vhd
.....\DECODER24.vhd.bak
.....\decoder48.vhd
.....\DECODER60.vhd
.....\DECODER60.vhd.bak
.....\hc_output
.....\.........\CLOCK.names_drv_tbl
.....\incremental_db
.....\..............\compiled_partitions
.....\..............\...................\CLOCK.db_info
.....\..............\...................\CLOCK.root_partition.cmp.ammdb
.....\..............\...................\CLOCK.root_partition.cmp.cdb
.....\..............\...................\CLOCK.root_partition.cmp.dfp
    

CodeBus www.codebus.net