Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: yui_dy42 Download
 Description: Linear array using cut than learning laid upon the right control of the main sidelobe ratio, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. Using high-order cumulants of MPSK signal modulation recognition.
 Downloaders recently: [More information of uploader 董涛洋 ]
 To Search:
File list (Check if you may need any files):
yui_dy42.m

CodeBus www.codebus.net