Description: Modified I2C salve design
1. Asynchronous design: ASIC or FPGA design option
2. 8 bits CSR RW interface: 0~15, address and control
3. PAD not included
4. Altera CPLD verified
To Search:
File list (Check if you may need any files):
I2Csalve.v
Download