Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: odd_even_check Download
 Description: For correcting the correctness of the data. Specifically, at the transmitting end, the valid data bits and the parity bits are added to the data check code by adding the parity bit. At the receiving end, the data is judged to be correct according to the received data check code Sex.
 Downloaders recently: [More information of uploader 艾克 ]
 To Search:
File list (Check if you may need any files):
odd_even_check\odd_even_check.v
odd_even_check\test_oddevencheck.v
odd_even_check

CodeBus www.codebus.net