Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: prj_ex_4 Download
 Description: The detailed analysis of the shift register, through concrete simulation and optimization, found that the code was fully available
 Downloaders recently: [More information of uploader 张宇 ]
 To Search:
File list (Check if you may need any files):
design\ex_shift_reg.v
sim\data.txt
sim\ex_shift_reg.cr.mti
sim\ex_shift_reg.mpf
sim\lib\work\@_opt\_lib.qdb
sim\lib\work\@_opt\_lib.qdx
sim\lib\work\@_opt\_lib1_0.qdb
sim\lib\work\@_opt\_lib1_0.qpg
sim\lib\work\@_opt\_lib2_0.qdb
sim\lib\work\@_opt\_lib2_0.qdx
sim\lib\work\@_opt\_lib2_0.qpg
sim\lib\work\@_opt\_lib3_0.qdb
sim\lib\work\@_opt\_lib3_0.qdx
sim\lib\work\@_opt\_lib3_0.qpg
sim\lib\work\_info
sim\lib\work\_lib.qdb
sim\lib\work\_lib1_0.qdb
sim\lib\work\_lib1_0.qpg
sim\lib\work\_vmake
sim\lib\_info
sim\run.do
sim\tb_ex_shift_reg.v
sim\vsim.wlf
sim\work\_info
sim\lib\work\@_opt
sim\lib\work
sim\lib
sim\work
design
sim

CodeBus www.codebus.net