Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_ip Download
 Description: Implementation of serial communication module settings, including frequency division, baud rate generation, interface timing requirements
 Downloaders recently: [More information of uploader 余安险 ]
 To Search:
File list (Check if you may need any files):
uart_ip\clk_generator.v
uart_ip\clk_generator.v.bak
uart_ip\uart_receiver.v
uart_ip\uart_top.v
uart_ip\uart_top.v.bak
uart_ip\uart_transfer.v
uart_ip\uart_transfer.v.bak
uart_ip

CodeBus www.codebus.net