Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 1602 clock Download
 Description: Simple display time function - minute seconds and text
 Downloaders recently: [More information of uploader 念楚生 ]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
lab5_test_type\.lso 6 2017-10-30
lab5_test_type\calc_mod_summary.html 3699 2017-10-30
lab5_test_type\clock.bgn 5500 2017-10-30
lab5_test_type\clock.bit 169306 2017-10-30
lab5_test_type\clock.bld 1034 2017-10-30
lab5_test_type\clock.cmd_log 1067 2017-10-30
lab5_test_type\clock.drc 1001 2017-10-30
lab5_test_type\clock.lso 6 2017-10-30
lab5_test_type\clock.ncd 89886 2017-10-30
lab5_test_type\clock.ngc 104512 2017-10-30
lab5_test_type\clock.ngd 148291 2017-10-30
lab5_test_type\clock.ngr 182715 2017-10-30
lab5_test_type\clock.pad 7443 2017-10-30
lab5_test_type\clock.par 11228 2017-10-30
lab5_test_type\clock.pcf 1255 2017-10-30
lab5_test_type\clock.prj 396 2017-10-30
lab5_test_type\clock.ptwx 18386 2017-10-30
lab5_test_type\clock.sdc
lab5_test_type\clock.srl 50950 2017-10-30
lab5_test_type\clock.srs.VcsAnalyst 259 2017-10-30
lab5_test_type\clock.stx 3011 2017-10-30
lab5_test_type\clock.syr 46733 2017-10-30
lab5_test_type\clock.twr 2571 2017-10-30
lab5_test_type\clock.twx 19056 2017-10-30
lab5_test_type\clock.unroutes 157 2017-10-30
lab5_test_type\clock.ut 393 2017-10-30
lab5_test_type\clock.xpi 46 2017-10-30
lab5_test_type\clock.xst 193 2017-10-30
lab5_test_type\clock_bitgen.xwbt 289 2017-10-30
lab5_test_type\clock_envsettings.html 14338 2017-11-19
lab5_test_type\clock_guide.ncd 89886 2017-10-30
lab5_test_type\clock_isim_beh.exe 94720 2017-11-01
lab5_test_type\clock_map.map 3711 2017-10-30
lab5_test_type\clock_map.mrp 9295 2017-10-30
lab5_test_type\clock_map.ncd 48178 2017-10-30
lab5_test_type\clock_map.ngm 263945 2017-10-30
lab5_test_type\clock_map.xrpt 18221 2017-10-30
lab5_test_type\clock_ngdbuild.xrpt 7663 2017-10-30
lab5_test_type\clock_open_file.tcl 46 2017-10-30
lab5_test_type\clock_pad.csv 7475 2017-10-30
lab5_test_type\clock_pad.txt 29635 2017-10-30
lab5_test_type\clock_par.xrpt 83385 2017-10-30
lab5_test_type\clock_scck.rpt 814 2017-10-30
lab5_test_type\clock_summary.html 10272 2017-11-19
lab5_test_type\clock_summary.xml 408 2017-10-30
lab5_test_type\clock_synplify.sdc 1363 2017-10-30
lab5_test_type\clock_tb.vhd 2533 2017-11-01
lab5_test_type\clock_tb_beh.prj 422 2017-11-01
lab5_test_type\clock_tb_isim_beh.exe 94720 2017-11-01
lab5_test_type\clock_tb_isim_beh.wdb 102465536 2017-11-01
lab5_test_type\clock_tb_isim_beh1.wdb 29764 2017-11-01
lab5_test_type\clock_tb_stx_beh.prj 487 2017-11-01
lab5_test_type\clock_usage.xml 16346 2017-10-30
lab5_test_type\clock_vhdl.prj 996 2017-10-30
lab5_test_type\clock_xst.xrpt 13297 2017-10-30
lab5_test_type\code\calc_mod.vhd 1470 2017-09-21
lab5_test_type\code\calc_rem.vhd 1527 2017-09-21
lab5_test_type\code\clk_gen_1hz.vhd 1147 2017-09-21
lab5_test_type\code\clk_gen_400hz.vhd 1144 2017-09-21
lab5_test_type\code\clock.ucf 579 2017-09-21
lab5_test_type\code\clock.vhd 5685 2017-10-30
lab5_test_type\code\hour_counter.vhd 1337 2017-09-21
lab5_test_type\code\min_counter.vhd 1245 2017-09-21
lab5_test_type\code\sec_counter.vhd 1244 2017-09-21
lab5_test_type\code\seg7_decode.vhd 1634 2017-09-21
lab5_test_type\code\seg7_digital_led.vhd 4371 2017-10-30
lab5_test_type\code\seg7_disp.vhd 1544 2017-09-21
lab5_test_type\code\shift.vhd 938 2017-09-21
lab5_test_type\dm\layer0.xdm 6675 2017-10-30
lab5_test_type\fuse.log 2736 2017-11-01
lab5_test_type\fuse.xmsgs 367 2017-11-01
lab5_test_type\fuseRelaunch.cmd 142 2017-11-01
lab5_test_type\iseconfig\calc_mod.xreport 20603 2017-10-30
lab5_test_type\iseconfig\clock.xreport 20444 2017-11-19
lab5_test_type\iseconfig\lab5_test.projectmgr 9113 2017-11-19
lab5_test_type\iseconfig\seg7_digital_led.xreport 20477 2017-10-30
lab5_test_type\isim\clock_isim_beh.exe.sim\clock_isim_beh.exe 276106 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\isimcrash.log
lab5_test_type\isim\clock_isim_beh.exe.sim\ISimEngine-DesignHierarchy.dbg 18464 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\isimkernel.log 561 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\libPortability.dll 901120 2012-10-13
lab5_test_type\isim\clock_isim_beh.exe.sim\netId.dat 220 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\tmp_save\_1 10527 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0116733715_1516540902.c 1956 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0116733715_1516540902.didat 9588 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0116733715_1516540902.nt64.obj 1132 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0483718759_1516540902.c 4459 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0483718759_1516540902.didat 3308 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0483718759_1516540902.nt64.obj 1814 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0511876776_1516540902.c 7371 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0511876776_1516540902.didat 3456 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_0511876776_1516540902.nt64.obj 2399 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_1039087810_1516540902.c 5628 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_1039087810_1516540902.didat 3376 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_1039087810_1516540902.nt64.obj 2379 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_1437086077_1516540902.c 6714 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_1437086077_1516540902.didat 3572 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_1437086077_1516540902.nt64.obj 2540 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_2551023671_1516540902.c 8004 2017-11-01
lab5_test_type\isim\clock_isim_beh.exe.sim\work\a_2551023671_1516540902.didat 3456 2017-11-01

CodeBus www.codebus.net