- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 9.93mb
- Update:
- 2017-12-12
- Downloads:
- 0 Times
- Uploaded by:
- 毛戌宁
Description: FPGA design strategy and process, including time series convergence and pin constraints
To Search:
File list (Check if you may need any files):
| Filename | Size | Date |
|---|
| FPGA开发全攻略part1.pdf | 5077997 | 2009-09-25
|
| FPGA开发全攻略part2.pdf | 4615578 | 2009-09-25
|
| xilinx 约束实现.pdf | 104102 | 2010-08-10
|
| FPGA设计全流程.pdf | 241547 | 2005-09-11
|
| fpga时序收敛.pdf | 676552 | 2010-08-10
|
| Xilinx Virtex_DDR2.pdf | 365466 | 2008-08-21 |
Download