Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 1 Download
 Description: Design a timer for a basketball match. Requirements: (1) the timer time is 24 seconds and the timer is reduced by 1 second every second. (2) the timer time is displayed with two digital tubes; (3) set two external control switches, switch K1 control the direct reset/start time of the timer, switch K2 control timer pause/continuous time; When the timer decreases to zero (i.e., timing time), the timer stays zero and sends an alarm signal, indicating the alarm signal with a light-emitting diode. (4) the frequency of input clock pulse is 50MHz.
 Downloaders recently: [More information of uploader FURIER]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
1.docx 27681 2017-12-18

CodeBus www.codebus.net