Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab4 Download
 Description: Test the FPGA filter passed on vivado
 Downloaders recently: [More information of uploader 马小晰]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
lab4
lab4\FIR_count.v 303 2016-11-15
lab4\FIR_filter.v 1784 2016-11-15
lab4\FIR_top.v 411 2016-11-15
lab4\Matlab
lab4\Matlab\mylowerfilter.m 629 2016-11-15
lab4\Matlab\result.m 151 2016-11-15
lab4\Matlab\signal.m 325 2016-11-15
lab4\coe
lab4\coe\filter_data.coe 4464 2016-11-15
lab4\multip.v 940 2016-11-15
lab4\sim
lab4\sim\FIR_tb.v 252 2016-11-15

CodeBus www.codebus.net