Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDR3_SO_DIMM Download
 Description: FPGAddr3 for the IP kernel program, the realization of DDR3 chip read and write operations
 Downloaders recently: [More information of uploader 李磊]
 To Search:
File list (Check if you may need any files):
 

DDR3_SO_DIMM
............\DDR3_SO_DIMM.gise
............\DDR3_SO_DIMM.xise
............\_ngo
............\....\example_top_cs_signalbrowser.ngo
............\....\example_top_cs_signalbrowser.ver
............\_xmsgs
............\......\ngcbuild.xmsgs
............\......\pn_parser.xmsgs
............\......\xst.xmsgs
............\ddr3_cmd_con.v
............\ddr3_rd_con.v
............\ddr3_test.cdc
............\ddr3_test_to_user_switch.v
............\ddr3_user_app.v
............\ddr3_user_app_con.v
............\ddr3_wr_con.v
............\example_top.cmd_log
............\example_top.lso
............\example_top.ngc
............\example_top.ngr
............\example_top.prj
............\example_top.stx
............\example_top.syr
............\example_top.xst
............\example_top_bitgen.xwbt
............\example_top_cs.blc
............\example_top_cs.ngc
............\example_top_envsettings.html
............\example_top_guide.ncd
............\example_top_summary.html
............\example_top_xst.xrpt
............\initial_addr_gen.cmd_log
............\initial_addr_gen.v
............\ipcore_dir
............\..........\DDR3_SO_DIMM
............\..........\............\DDR3_SO_DIMM.csv
............\..........\............\datasheet.txt
............\..........\............\docs
............\..........\............\....\phy_only_support_readme.txt
............\..........\............\....\ug586_7Series_MIS.pdf
............\..........\............\example_design
............\..........\............\..............\log.txt
............\..........\............\..............\par
............\..........\............\..............\...\create_ise.bat
............\..........\............\..............\...\ddr_icon_cg.xco
............\..........\............\..............\...\ddr_ila_basic_cg.xco
............\..........\............\..............\...\ddr_ila_rdpath_cg.xco
............\..........\............\..............\...\ddr_ila_wrpath_cg.xco
............\..........\............\..............\...\ddr_vio_async_in_sync_out_cg.xco
............\..........\............\..............\...\ddr_vio_sync_async_out72_cg.xco
............\..........\............\..............\...\example_top.cpj
............\..........\............\..............\...\example_top.ucf
............\..........\............\..............\...\example_top.xdc
............\..........\............\..............\...\ise_flow.bat
............\..........\............\..............\...\makeproj.bat
............\..........\............\..............\...\readme.txt
............\..........\............\..............\...\rem_files.bat
............\..........\............\..............\...\rem_files.tcl
............\..........\............\..............\...\set_ise_prop.tcl
............\..........\............\..............\...\xst_options.txt
............\..........\............\..............\rtl
............\..........\............\..............\...\example_top.v
............\..........\............\..............\...\traffic_gen
............\..........\............\..............\...\...........\mig_7series_v1_9_afifo.v
............\..........\............\..............\...\...........\mig_7series_v1_9_cmd_gen.v
............\..........\............\..............\...\...........\mig_7series_v1_9_cmd_prbs_gen.v
............\..........\............\..............\...\...........\mig_7series_v1_9_data_prbs_gen.v
............\..........\............\..............\...\...........\mig_7series_v1_9_init_mem_pattern_ctr.v
............\..........\............\..............\...\...........\mig_7series_v1_9_memc_flow_vcontrol.v
............\..........\............\..............\...\...........\mig_7series_v1_9_memc_traffic_gen.v
............\..........\............\..............\...\...........\mig_7series_v1_9_rd_data_gen.v
............\..........\............\..............\...\...........\mig_7series_v1_9_read_data_path.v
............\..........\............\..............\...\...........\mig_7series_v1_9_read_posted_fifo.v
............\..........\..........

CodeBus www.codebus.net