Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Altera_exercise Download
 Description: this vhdl code for altera using quartus II v14 developed for beginners of altera fpga. if any comment or difficulty feel free to ask friends
 Downloaders recently: [More information of uploader Hadis]
 To Search:
File list (Check if you may need any files): 
 

Altera exercise\db\FFT.db_info
...............\..\fftt.db_info
...............\..\fftt.sld_design_entry.sci
...............\FFT.qpf
...............\FFT.qsf
...............\fft.vhd.err
...............\fftt.qpf
...............\fftt.qsf
...............\fftt.qws
...............\fftt_assignment_defaults.qdf
...............\FFT_00.vhd.err
...............\velocity.log
...............\db
Altera exercise

CodeBus www.codebus.net