Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: crc_unit_16 Download
 Description: Use verilog language implementation CRC16 calibration, was validated by simulation
 Downloaders recently: [More information of uploader 冷月生]
 To Search:
File list (Check if you may need any files): 
 

crc_unit_16.v

CodeBus www.codebus.net