Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Butterfly_lovers_beef Download
 Description: Verilog prepared buzzer music Butterfly Lovers . The system clock is 50MHz.
 Downloaders recently: [More information of uploader 刘宇洋]
 To Search:
File list (Check if you may need any files):
 

yinyue.v
    

CodeBus www.codebus.net