Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fpga代码 Download
 Description: The m sequence is generated and the synchronous signal extraction function is realized
 Downloaders recently: [More information of uploader 李小白 ]
 To Search:
File list (Check if you may need any files):
RANGEN
RANGEN\DOC
RANGEN\DOC\设计方案说明.docx
RANGEN\RANGEN.asm.rpt
RANGEN\RANGEN.bsf
RANGEN\RANGEN.done
RANGEN\RANGEN.fit.rpt
RANGEN\RANGEN.fit.smsg
RANGEN\RANGEN.fit.summary
RANGEN\RANGEN.flow.rpt
RANGEN\RANGEN.jdi
RANGEN\RANGEN.map.rpt
RANGEN\RANGEN.map.summary
RANGEN\RANGEN.pin
RANGEN\RANGEN.qpf
RANGEN\RANGEN.qsf
RANGEN\RANGEN.sof
RANGEN\RANGEN.sta.rpt
RANGEN\RANGEN.sta.summary
RANGEN\RANGEN_stp.stp
RANGEN\RTL
RANGEN\RTL\RANGEN.v
RANGEN\RTL\RANGEN.v.bak
RANGEN\RTL\clock_div.v
RANGEN\RTL\clock_div.v.bak
RANGEN\RTL\sigxnor.v
RANGEN\RTL\sigxnor.v.bak
RANGEN\RTL\synclk_buf.v
RANGEN\RTL\synclk_buf.v.bak
RANGEN\clock_div.bsf
RANGEN\sigxnor.bsf
RANGEN\synclk_buf.bsf
RANGEN\top_Block.bdf

CodeBus www.codebus.net