- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 11kb
- Update:
- 2017-07-07
- Downloads:
- 0 Times
- Uploaded by:
- 小米
Description: All digital phase-locked loop Verilog source code, including phase discriminator, K variable touch reversible counter, add and subtract pulse and N frequency divider. Have been implemented by simulation.
To Search:
File list (Check if you may need any files):
verilog-PLL.docx