Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FIFO_ASY Download
 Description: Asynchronous FIFO, using gray code for asynchronous FIFO pointer to reduce metastable, cascade propagation using synchronous register placed metastable.
 Downloaders recently: [More information of uploader 杨三木 ]
 To Search:
File list (Check if you may need any files):
FIFO_Channel_mine.v
t_FIFO_Channel.v

CodeBus www.codebus.net