Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD9512_coe Download
 Description: AD9512 provide multiplexed output clock distribution function, the input signal of up to 1.6 GHz.It has a low jitter and low phase noise characteristics, can greatly promote the clock performance data converter.
 Downloaders recently: [More information of uploader 黄嫡 ]
 To Search:
File list (Check if you may need any files):
AD9512_coe\AD9512_SPI_Config.m
AD9512_coe\AD9512_coe.coe
AD9512_coe\AD9512_coe.m
AD9512_coe

CodeBus www.codebus.net