Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: The digital clock is designed with VHDL. Optional 24h and 12h two kinds of time system, apply to the button to shake.
 Downloaders recently: [More information of uploader redsoul丶]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
clock.docx 24569  2018-01-13

CodeBus www.codebus.net