Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilog-stopwatch-master Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 10kb
  • Update:
  • 2018-01-18
  • Downloads:
  • 0 Times
  • Uploaded by:
  • nira
 Description: verilog stop watch code for end user
 Downloaders recently: [More information of uploader nira]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
verilog-stopwatch-master 0  2013-12-05

verilog-stopwatch-master\DE2_pin_assignments.csv 7876  2013-12-05

verilog-stopwatch-master\LICENSE 1091  2013-12-05

verilog-stopwatch-master\README.md 98  2013-12-05

verilog-stopwatch-master\bcd_counter.v 391  2013-12-05

verilog-stopwatch-master\ms_clock.v 313  2013-12-05

verilog-stopwatch-master\ms_clock_switched.v 407  2013-12-05

verilog-stopwatch-master\seven_sement_decoder.v 528  2013-12-05

verilog-stopwatch-master\stopwatch.qpf 1266  2013-12-05

verilog-stopwatch-master\stopwatch.qsf 22440  2013-12-05

verilog-stopwatch-master\stopwatch.v 1189  2013-12-05

CodeBus www.codebus.net