Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cnt8updown Download
 Description: an 8-bit up and down synchronous counter in VHDL with the following features: (1) The same ports are used for signals to be inputted and outputted. The ports are bi-directionally buffered (three-state). (2) The counter is with an asynchronous reset that assigns a specific initial value for counting. (3) The counter is with a synchronous data load control input for a new value of counting and an enable control input for allowing the up and down counting. The load control input has a priority over the enable control input. This implies that when the load operation is in process the counter operation is prohibited. (4) Some data types, such as STD_LOGIC, UNSIGNED, SIGNED and INTEGER, may be used
 Downloaders recently: [More information of uploader 名之联]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
cnt8updown 0  2017-12-20

cnt8updown\cnt8updown.gise 5211  2017-12-17

cnt8updown\cnt8updown.vhd 1734  2017-12-13

cnt8updown\cnt8updown.xise 19464  2017-12-17

cnt8updown\iseconfig 0  2017-12-20

cnt8updown\iseconfig\cnt8updown.projectmgr 7578  2017-12-17

cnt8updown\iseconfig\tb.xreport 20441  2017-12-17

cnt8updown\modelsim.ini 90789  2017-12-13

cnt8updown\tb.cmd_log 384  2017-12-17

cnt8updown\tb.fdo 1177  2017-12-13

cnt8updown\tb.lso 6  2017-12-17

cnt8updown\tb.prj 48  2017-12-17

cnt8updown\tb.syr 3697  2017-12-17

cnt8updown\tb.udo 375  2017-12-13

cnt8updown\tb.vhd 1678  2017-12-13

cnt8updown\tb.xst 508  2017-12-17

cnt8updown\tb_envsettings.html 4370  2017-12-17

cnt8updown\tb_summary.html 3787  2017-12-17

cnt8updown\tb_vhdl.prj 128  2017-12-17

cnt8updown\tb_wave.fdo 400  2017-12-13

cnt8updown\tb_xst.xrpt 4471  2017-12-17

cnt8updown\transcript 2684  2017-12-13

cnt8updown\vsim.wlf 49152  2017-12-13

cnt8updown\webtalk_pn.xml 2851  2017-12-17

cnt8updown\work 0  2017-12-20

cnt8updown\work\@_opt 0  2017-12-20

cnt8updown\work\@_opt\_lib.qdb 49152  2017-12-13

cnt8updown\work\@_opt\_lib1_0.qdb 32768  2017-12-13

cnt8updown\work\@_opt\_lib1_0.qpg 671744  2017-12-13

cnt8updown\work\@_opt\_lib1_0.qtl 20163  2017-12-13

cnt8updown\work\@_opt\_lib2_0.qdb 32768  2017-12-13

cnt8updown\work\@_opt\_lib2_0.qpg 884736  2017-12-13

cnt8updown\work\@_opt\_lib2_0.qtl 26696  2017-12-13

cnt8updown\work\@_opt\_lib3_0.qdb 32768  2017-12-13

cnt8updown\work\@_opt\_lib3_0.qpg 589824  2017-12-13

cnt8updown\work\@_opt\_lib3_0.qtl 8008  2017-12-13

cnt8updown\work\@_opt\_lib4_0.qdb 32768  2017-12-13

cnt8updown\work\@_opt\_lib4_0.qpg 90112  2017-12-13

cnt8updown\work\@_opt\_lib4_0.qtl 11029  2017-12-13

cnt8updown\work\@_opt\_lib5_0.qdb 32768  2017-12-13

cnt8updown\work\@_opt\_lib5_0.qpg 16384  2017-12-13

cnt8updown\work\@_opt\_lib5_0.qtl 3054  2017-12-13

cnt8updown\work\_info 1535  2017-12-13

cnt8updown\work\_lib.qdb 49152  2017-12-13

cnt8updown\work\_lib1_0.qdb 32768  2017-12-13

cnt8updown\work\_lib1_0.qpg 0  2017-12-13

cnt8updown\work\_lib1_0.qtl 15534  2017-12-13

cnt8updown\work\_temp 0  2017-12-13

cnt8updown\work\_tempmsg 0  2017-12-13

cnt8updown\work\_vmake 29  2017-12-13

cnt8updown\xst 0  2017-12-20

cnt8updown\xst\file graph 0  2017-12-17

cnt8updown\xst\projnav.tmp 0  2017-12-17

cnt8updown\xst\work 0  2017-12-20

cnt8updown\xst\work\hdllib.ref 291  2017-12-17

cnt8updown\xst\work\hdpdeps.ref 926  2017-12-17

cnt8updown\xst\work\sub00 0  2017-12-20

cnt8updown\xst\work\sub00\vhpl00.vho 1248  2017-12-17

cnt8updown\xst\work\sub00\vhpl01.vho 2929  2017-12-17

cnt8updown\xst\work\sub00\vhpl02.vho 592  2017-12-17

cnt8updown\_xmsgs 0  2017-12-20

cnt8updown\_xmsgs\pn_parser.xmsgs 949  2017-12-17

cnt8updown\_xmsgs\xst.xmsgs 1977  2017-12-17

CodeBus www.codebus.net