Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: src Download
 Description: The configurable pulse counter based on AXI bus can be configured to calculate the number of pulses
 Downloaders recently: [More information of uploader ICwxforever]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
src\.my_speed_ip.v.swp 12288  2018-03-22

src\.my_speed_ip.v.un~ 24038  2018-03-23

src\.my_speed_ip_v1_0_S00_AXI.v.un~ 345629  2018-03-25

src\.speed.v.un~ 313490  2018-03-24

src\my_speed_ip.v 2366  2018-03-23

src\my_speed_ip_v1_0_S00_AXI.v 28054  2018-03-25

src\speed.v 2291  2018-03-24

src 0  2018-03-28

CodeBus www.codebus.net