Videogame It calculates the energy center of every

Title: Videogame

Category:
Other systems
Tags:
File Size:
14.13mb
Update:
2018-04-11
Downloads:
0 Times
Uploaded by:
alex_on_the_storm

Description: It calculates the energy center of every frame of the video, and draws a flying smile on the screen, so you can make a bright dot with a laser on the wall in front of the camera and try to catch a smile on the screen.

Downloaders recently: [More information of uploader alex_on_the_storm]

To Search:

File list (Check if you may need any files):

Filename Size Date
STUDENT\HDL\adc_controller.v  5175  2015-11-10
STUDENT\HDL\dac_controller.v  266  2014-12-25
STUDENT\HDL\divider.v  1308  2017-12-25
STUDENT\HDL\divider.v.bak  1303  2017-12-23
STUDENT\HDL\parameter_ctrl.v  634  2015-12-08
STUDENT\HDL\reset_generator.v  637  2013-10-09
STUDENT\HDL\square.v  1125  2017-12-25
STUDENT\HDL\student_block.v  6276  2017-12-27
STUDENT\HDL\student_block.v.bak  396  2017-10-16
STUDENT\HDL\student_top.v  2125  2017-12-24
STUDENT\HDL\student_top.v.bak  2125  2017-10-16
STUDENT\HDL\system_clock.v  505  2014-12-25
STUDENT\MATLAB\data2FPGA.m  1188  2015-12-08
STUDENT\MATLAB\procCheck.m  3096  2018-04-04
STUDENT\MATLAB\proverka.m  204  2017-12-25
STUDENT\MATLAB\testImage.jpg  89319  2015-11-09
STUDENT\MATLAB\testImage2.jpg  134246  2017-12-23
STUDENT\MATLAB\testImage3.jpg  29290  2017-12-25
STUDENT\MATLAB\testImage4.jpg  22808  2017-12-25
STUDENT\MATLAB\testImage6.jpg  18878  2017-12-25
STUDENT\MGF\ALTCLKCTRL\global_buf.qip  288  2011-09-19
STUDENT\MGF\ALTCLKCTRL\global_buf.v  5238  2011-09-19
STUDENT\MGF\ALTCLKCTRL\global_buf_inst.v  84  2011-09-19
STUDENT\MGF\PLL\pll_40_mhz.ppf  490  2014-12-25
STUDENT\MGF\PLL\pll_40_mhz.qip  374  2014-12-25
STUDENT\MGF\PLL\pll_40_mhz.v  16328  2014-12-25
STUDENT\MGF\PLL\pll_40_mhz_inst.v  122  2014-12-25
STUDENT\MGF\SOURCE\source.qip  299  2015-12-08
STUDENT\MGF\SOURCE\source.v  4148  2015-12-08
STUDENT\MGF\SOURCE\source_inst.v  110  2015-12-08
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\verilog.prw  5130  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\verilog.psm  202656  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.dat  19259  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.dbs  24730  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.vhd  128  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\verilog.prw  906  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\verilog.psm  722128  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\_primary.dat  75588  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\_primary.dbs  44265  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\_primary.vhd  70300  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\verilog.prw  1011  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\verilog.psm  722208  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\_primary.dat  75584  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\_primary.dbs  44257  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\_primary.vhd  70296  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\verilog.prw  1011  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\verilog.psm  447560  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\_primary.dat  45957  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\_primary.dbs  27457  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\_primary.vhd  37707  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\verilog.prw  919  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\verilog.psm  15200  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\_primary.dat  987  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\_primary.dbs  1259  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\_primary.vhd  116  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\verilog.prw  9594  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\verilog.psm  269288  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\_primary.dat  21725  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\_primary.dbs  19171  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\_primary.vhd  104  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\verilog.prw  95  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\verilog.psm  224256  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\_primary.dat  20005  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\_primary.dbs  15170  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\_primary.vhd  43630  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\verilog.prw  5768  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\verilog.psm  335576  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\_primary.dat  26512  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\_primary.dbs  24819  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\_primary.vhd  43770  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\verilog.prw  25248  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\verilog.psm  1042232  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\_primary.dat  61322  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\_primary.dbs  31550  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\_primary.vhd  26906  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\verilog.prw  38768  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\verilog.psm  1837728  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\_primary.dat  87543  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\_primary.dbs  94509  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\_primary.vhd  288  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\verilog.prw  906  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\verilog.psm  722128  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\_primary.dat  75588  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\_primary.dbs  44265  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\_primary.vhd  70300  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\verilog.prw  18344  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\verilog.psm  629296  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\_primary.dat  39876  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\_primary.dbs  27483  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\_primary.vhd  9140  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\verilog.prw  1414  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\verilog.psm  53736  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\_primary.dat  2506  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\_primary.dbs  2769  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\_primary.vhd  2278  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\verilog.prw  2104  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\verilog.psm  96112  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\_primary.dat  4603  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\_primary.dbs  5281  2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\_primary.vhd  3856  2017-12-01

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

GUI Develop

Windows Kernel

WinSock-NDIS

Driver Develop

ADO-ODBC

GDI-Bitmap

CSharp

.net

Multimedia Develop

Communication

Shell api

ActiveX/DCOM/ATL

IME Develop

ISAPI-IE

Hook api

Screen saver

DirextX

Process-Thread

Console

File Operate

Printing program

Multi Monitor

DNA

Other

About site

CodeBus www.codebus.net

Filename	Size	Date
STUDENT\HDL\adc_controller.v	5175	2015-11-10
STUDENT\HDL\dac_controller.v	266	2014-12-25
STUDENT\HDL\divider.v	1308	2017-12-25
STUDENT\HDL\divider.v.bak	1303	2017-12-23
STUDENT\HDL\parameter_ctrl.v	634	2015-12-08
STUDENT\HDL\reset_generator.v	637	2013-10-09
STUDENT\HDL\square.v	1125	2017-12-25
STUDENT\HDL\student_block.v	6276	2017-12-27
STUDENT\HDL\student_block.v.bak	396	2017-10-16
STUDENT\HDL\student_top.v	2125	2017-12-24
STUDENT\HDL\student_top.v.bak	2125	2017-10-16
STUDENT\HDL\system_clock.v	505	2014-12-25
STUDENT\MATLAB\data2FPGA.m	1188	2015-12-08
STUDENT\MATLAB\procCheck.m	3096	2018-04-04
STUDENT\MATLAB\proverka.m	204	2017-12-25
STUDENT\MATLAB\testImage.jpg	89319	2015-11-09
STUDENT\MATLAB\testImage2.jpg	134246	2017-12-23
STUDENT\MATLAB\testImage3.jpg	29290	2017-12-25
STUDENT\MATLAB\testImage4.jpg	22808	2017-12-25
STUDENT\MATLAB\testImage6.jpg	18878	2017-12-25
STUDENT\MGF\ALTCLKCTRL\global_buf.qip	288	2011-09-19
STUDENT\MGF\ALTCLKCTRL\global_buf.v	5238	2011-09-19
STUDENT\MGF\ALTCLKCTRL\global_buf_inst.v	84	2011-09-19
STUDENT\MGF\PLL\pll_40_mhz.ppf	490	2014-12-25
STUDENT\MGF\PLL\pll_40_mhz.qip	374	2014-12-25
STUDENT\MGF\PLL\pll_40_mhz.v	16328	2014-12-25
STUDENT\MGF\PLL\pll_40_mhz_inst.v	122	2014-12-25
STUDENT\MGF\SOURCE\source.qip	299	2015-12-08
STUDENT\MGF\SOURCE\source.v	4148	2015-12-08
STUDENT\MGF\SOURCE\source_inst.v	110	2015-12-08
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\verilog.prw	5130	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\verilog.psm	202656	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.dat	19259	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.dbs	24730	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\@a@l@t@e@r@a_@l@n@s@i@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.vhd	128	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\verilog.prw	906	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\verilog.psm	722128	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\_primary.dat	75588	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\_primary.dbs	44265	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriavgz_pll\_primary.vhd	70300	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\verilog.prw	1011	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\verilog.psm	722208	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\_primary.dat	75584	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\_primary.dbs	44257	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_arriav_pll\_primary.vhd	70296	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\verilog.prw	1011	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\verilog.psm	447560	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\_primary.dat	45957	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\_primary.dbs	27457	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_cyclonev_pll\_primary.vhd	37707	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\verilog.prw	919	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\verilog.psm	15200	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\_primary.dat	987	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\_primary.dbs	1259	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_generic_pll_functions\_primary.vhd	116	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\verilog.prw	9594	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\verilog.psm	269288	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\_primary.dat	21725	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\_primary.dbs	19171	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_lnsim_functions\_primary.vhd	104	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\verilog.prw	95	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\verilog.psm	224256	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\_primary.dat	20005	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\_primary.dbs	15170	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add\_primary.vhd	43630	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\verilog.prw	5768	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\verilog.psm	335576	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\_primary.dat	26512	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\_primary.dbs	24819	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_mult_add_rtl\_primary.vhd	43770	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\verilog.prw	25248	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\verilog.psm	1042232	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\_primary.dat	61322	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\_primary.dbs	31550	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll\_primary.vhd	26906	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\verilog.prw	38768	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\verilog.psm	1837728	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\_primary.dat	87543	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\_primary.dbs	94509	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_pll_reconfig_tasks\_primary.vhd	288	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\verilog.prw	906	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\verilog.psm	722128	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\_primary.dat	75588	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\_primary.dbs	44265	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_stratixv_pll\_primary.vhd	70300	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\verilog.prw	18344	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\verilog.psm	629296	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\_primary.dat	39876	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\_primary.dbs	27483	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\altera_syncram\_primary.vhd	9140	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\verilog.prw	1414	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\verilog.psm	53736	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\_primary.dat	2506	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\_primary.dbs	2769	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_accumulator_function\_primary.vhd	2278	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\verilog.prw	2104	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\verilog.psm	96112	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\_primary.dat	4603	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\_primary.dbs	5281	2017-12-01
STUDENT\SIM\part\libraries\altera_lnsim_ver\ama_adder_function\_primary.vhd	3856	2017-12-01