Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rtl Download
 Description: Realization of AD7606 data acquisition
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
rtl\ad706_test.v 4575 2018-04-20
rtl\ad706_test.v.bak 5104 2018-04-19
rtl\ad7606.v 6509 2018-04-20
rtl\ad7606.v.bak 6511 2018-04-20
rtl\bcd.v 4710 2018-04-20
rtl\bcd.v.bak 4691 2018-04-20
rtl\clkdiv.v 859 2018-04-20
rtl\clkdiv.v.bak 771 2018-04-20
rtl\uart.v 11281 2018-04-20
rtl\uart.v.bak 11221 2018-04-20
rtl\uarttx.v 3858 2018-04-20
rtl\uarttx.v.bak 3770 2018-04-20
rtl\volt_cal.v 7792 2018-04-20
rtl\volt_cal.v.bak 7732 2018-04-20
rtl 0 2018-04-20

CodeBus www.codebus.net