Description: Using FPGA (field programmable gate sequence) to write VHDL language to design multi-channel synchronous pulse generator, to divide the frequency of the signal, to achieve the four-way signal phase difference T / 16 and T / 8 delay phase output, the realization of the four-way pulse is different from the traditional pulse synchronizer, it has the characteristics of high integration, high-throughput, easy adjustment and high reliability.
To Search:
File list (Check if you may need any files):
Filename | Size | Date |
---|
基于FPGA的多路同步脉冲发生器设计1.docx | 12063 | 2020-03-18 |