Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 模24计数器 Download
 Description: Quartus II text input design and test bench of modulo 24 counter
 Downloaders recently: [More information of uploader 13570]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
实验五 模24计数器 0 2020-05-14
实验五 模24计数器\counter24.qpf 1291 2020-04-23
实验五 模24计数器\counter24.v 407 2020-04-23
实验五 模24计数器\counter24.vt 2566 2020-04-23

CodeBus www.codebus.net