Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - rs232*vhdl

Search list

[Communication] URAT

Description: 最常见的rs232通信的vhdl实现，经过实际使用验证
Platform: | Size: 32594 | Author: 江泽民 | Hits:

[Other resource] yibutongxin

Description: 用VHDL编写的串口异步通信的例子，适于RS232、RS422的通信
Platform: | Size: 558555 | Author: 王权 | Hits:

[Other resource] uart

Description: vhdl语言编写的实现uart协议的程序,用于rs232电气接口程序开发.支持比特率从2400-115200.
Platform: | Size: 5180 | Author: 陈想 | Hits:

[Communication] FPGA-UART

Description: 用FPGA器件实现UART核心功能的一种方法 串行外设都会用到RS232-C异步串行接口，传统上采用专用的集成电路即UART实现，如TI、EXAR、EPIC的550、452等系列，但是我们一般不需要使用完整的UART的功能，而且对于多串口的设备或需要加密通讯的场合使用UART也不是最合适的。如果设计上用到了FPGA/CPLD器件，那么就可以将所需要的UART功能集成到FPGA内部，本人最近在用XILINX的XCS30做一个设计的时候，就使用VHDL将UADT的核心功能集成了，从而使整个设计更加紧凑，更小巧、稳定、可靠
Platform: | Size: 27456 | Author: 开心 | Hits:

[Other resource] FPGArealizeRS232

Description: 用FPGA实现RS232通信,此代码是用VHDL语言编写，非常有用的好东东啊
Platform: | Size: 48084 | Author: 孙建军 | Hits:

[Other resource] UART

Description: 用FPGA实现了RS232异步串行通信，所用语言是VHDL，另外本人还有Verilog的欢迎交流学习，根据RS232 异步串行通信来的帧格式，在FPGA发送模块中采用的每一帧格式为：1位开始位+8位数据位+1位奇校验位+1位停止位，波特率为2400。由设置的波特率可以算出分频系数，具体算法为分频系数X=CLK/(BOUND*2)。
Platform: | Size: 1429 | Author: saibei007 | Hits:

[Other resource] rs232_vhd

Description: 此RS232通信协议用VHDL语言实现，基于Altium Designer公司的Protel DXP开发平台。本人是基于Nanaboard开发板编写的程序，其他用户只需要对配置文件进行修改即可用于其他电路板。
Platform: | Size: 2851123 | Author: yato_logo | Hits:

[VHDL-FPGA-Verilog] 100vhdl例子

Description: 100vhdl例子 应用于各基础电路或高级电路的基础部分-100vhdl example of the basic circuit used senior circuit or part of the foundation
Platform: | Size: 256000 | Author: 张志华 | Hits:

[VHDL-FPGA-Verilog] 200691151948398

Description: 这是一个也介绍GPIB编程的文章以及介绍GPIB协议规范-This is a GPIB programming also introduced the article and introduce GPIB norm
Platform: | Size: 604160 | Author: 李成有 | Hits:

[VHDL-FPGA-Verilog] serial_ppga

Description: 异步串口通信口在FPGA实现，功能有（1）串行数据接收的同步控制；（2） 串行数据发送的同步控制-asynchronous serial communication port of the FPGA, function (1) serial data receiver synchronization control; (2) the transmission of serial data synchronization control
Platform: | Size: 199680 | Author: 孙洪亮 | Hits:

[VHDL-FPGA-Verilog] rs232_vhd

Description: 此RS232通信协议用VHDL语言实现，基于Altium Designer公司的Protel DXP开发平台。本人是基于Nanaboard开发板编写的程序，其他用户只需要对配置文件进行修改即可用于其他电路板。-RS232 communication protocol with the VHDL language, based on the Altium Designer
Platform: | Size: 2850816 | Author: yato_logo | Hits:

[Com Port] UART

Description: 内含有完整的UART代码，包括发送和接受，且有testbench，可以直接仿真调试-Contain complete UART code, including send and receive and there testbench, can directly Simulation debugging
Platform: | Size: 9216 | Author: 李佳 | Hits:

[SCM] RS485

Description: 用VERILOG语言写的RS485通信程序,经调试可以直接使用-Verilog language used to write the RS485 communication program, the debugger can be used directly
Platform: | Size: 653312 | Author: 李俭 | Hits:

[VHDL-FPGA-Verilog] RS232uart(VHDL)

Description: rs232串口程序，包括输入和输出，vhdl实现。rs232 serial procedures, including input and output, vhdl implementation.-rs232 serial procedures, including input and output, vhdl implementation.
Platform: | Size: 47104 | Author: houjiajun | Hits:

[VHDL-FPGA-Verilog] puerto-Uart-rs232

Description: UART PORT VHDL USING DE2-115
Platform: | Size: 161792 | Author: crisalex | Hits:

[Other] kehshechenxu

Description: 编制一全双工UART电路，通过试验箱MAX202E转换成RS232电平，与计算机进行通讯实验，设置8个按键，按键值为ASIC码“1”~“8”，通过串口发送给计算机，在计算机上显示键值，同时在数码管最高位显示；计算机可发送“0”~“F”的ASIC码，FPGA接收后在数码管低位显示0~F。通过按键可设置波特率。 要求：波特率为三种 1200、2400、9600，由1个按键选择，3个LED分别指示； 数据格式为1位起始位、8位数据位和一位停止位； 上位计算机发送接收软件可使用“串口调试器“软件； 发送和接收数据时，由两个LED分别指示。 发挥：自动回发功能、接收到特殊字符（自定义）自动更改波特率。(A full duplex UART circuit, converted into RS232 level by MAX202E test box, communication experiment with computer, set of 8 buttons, keys for ASIC code "1" to "8", to the computer through the serial port to send and display keys on the computer, at the same time in the digital tube display high computer can send "; 0" to "F" in the ASIC code, FPGA after receiving the digital tube display low 0~F. You can set the baud rate by the button. Requirements: baud rate for three, 1200, 2400, 9600, selected by 1 buttons, 3 LED, respectively; The data format consists of 1 bit start bits, 8 bit data bits, and one stop bit; The upper computer sends and receives the software, and the serial debugger can be used; When sending and receiving data, instructions are given by two LED respectively. Play: Auto postback function, receive special characters (custom), change baud rate automatically.)
Platform: | Size: 2948096 | Author: 淡淡的意识 | Hits:

[VHDL-FPGA-Verilog] E8_1_RS232

Description: VHDL编写的RS232串口通讯代码，可以使用。(VHDL prepared by the RS232 serial communication code, you can use.)
Platform: | Size: 762880 | Author: lionsde | Hits:

[Embeded-SCM Develop] rs232_refproj

Description: referance project for RS232 development
Platform: | Size: 71680 | Author: kishu | Hits:

[VHDL-FPGA-Verilog] uart

Description: RS232通信程序，用于实现PC端与FPGA之间实现串口通信(RS232 communication program for realizing serial port communication between PC and FPGA)
Platform: | Size: 137216 | Author: .00 | Hits:

[VHDL-FPGA-Verilog] rs232

Description: 使用VHDL语言在vivado平台上编的串口通信的完整工程，并能用EGO1开发板成功验证(The complete project of serial communication is compiled on the vivado platform using VHDL language, and it can be successfully verified with the EGO1 development board.)
Platform: | Size: 697344 | Author: vmansus | Hits:
« 1 2 3 4 5 6 78 9 »

CodeBus www.codebus.net