Description: A sequence signal generator and a sequence signal detector are designed using Verilog language, both of which are implemented in a state machine mode. The sequence signal generator outputs an 8-bit wide sequence signal "
Platform: |
Size: 5455872 |
Author: 听风吹雨 |
Hits: