Description: An algorithm to route the wires in integrated circuits. The router handles 2 point nets, non-unit costs in the routing grid, bend penalties and uses 2 separate routing layers. Platform: |
Size: 53883 |
Author:nalevihtkas |
Hits:
Description: This repository contains the source code for VLSI CAD Project, Domain Specific Hardware Accelerators, as apart of coursework in CS6230 : CAD for VLSI. Fall, 2020. What does this repo enclose? Overview The following compo Platform: |
Size: 3301613 |
Author:nalevihtkas |
Hits: