Welcome![Sign In][Sign Up]
Location:
SourceCode

SourceCode List Page 1781

« 1 2 ... .76 .77 .78 .79 .80 1781.82 .83 .84 .85 .86 ... 216420 »

[matlabPSO

Description: Optimizing the fuel cost of five generators without considering the slope climbing rate and prohibition zone for the time being, the main advantage is to deal with the load balance constraint equation.
Platform: | Size: 2048 | Author: wjnjupt | Hits:

[Mathimatics-Numerical algorithmssnvare

Description: This program is one of the typical nonlinear dimensionality reduction algorithms-LLE algorithm. Friends who want to study the dimensionality reduction of high-dimensional data are worth a look.
Platform: | Size: 8192 | Author: wyrdgi | Hits:

[Otherndvi

Description: Calculating ndvi based on GEE
Platform: | Size: 61440 | Author: dawa123 | Hits:

[Mathimatics-Numerical algorithmsALO原始版

Description: Ant lion algorithm complete version
Platform: | Size: 20848640 | Author: doublelife | Hits:

[VHDL-FPGA-VerilogADS1256

Description: ADS1256 driver code, written in Verilog, runs successfully on quartus.
Platform: | Size: 8716288 | Author: zzx_nb | Hits:

[matlabMATLAB_Codes

Description: 30 matlab intelligent algorithms, including genetic algorithm, BP neural network, simulated annealing algorithm
Platform: | Size: 2844672 | Author: loadew | Hits:

[OtherLPRUN

Description: STM32 low power design
Platform: | Size: 5852160 | Author: 宁静致远再远 | Hits:

[Other超级站群

Description: Multifunctional station group
Platform: | Size: 36602880 | Author: 阿迪王啊 | Hits:

[SCM四合一传感器-V1.0-改

Description: M0+ NXP824 control LORA chip,ZM470SX AND SHT31,MAX44009
Platform: | Size: 1049600 | Author: 街 2000 | Hits:

[Mathimatics-Numerical algorithmsAndrew Ng machine-learning-ex4

Description: Andrew machine learning course source code, the fourth practice code
Platform: | Size: 14346240 | Author: 张杰x | Hits:

[matlabtheoretical program

Description: Calculating reflectance spectra of SPR sensors with the multi layers reflection theory
Platform: | Size: 4096 | Author: thunder368 | Hits:

[VHDL-FPGA-Verilogdown_up_dds

Description: The function of AD input to down conversion is completed under Vivado, and the frequency is configurable and universal design.
Platform: | Size: 5795840 | Author: Park_sc | Hits:
« 1 2 ... .76 .77 .78 .79 .80 1781.82 .83 .84 .85 .86 ... 216420 »

CodeBus www.codebus.net