Description: ENTITY uart IS PORT ( SIGNAL clock,reset : IN STD_LOGIC SIGNAL sdatain : IN STD_LOGIC SIGNAL oready, sdataout : INOUT STD_LOGIC SIGNAL iready : INOUT STD_LOGIC SIGNAL charin : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0) SIGNAL ch
Platform: |
Size: 106496 |
Author: work |
Hits: