Description: Hardware-based fixed-point of complete costas carrier recovery loop design, FPGA reference design can be used. Including input QPSK signal, 16 times the symbol rate sampling, the initial frequency difference 2.4KHz, and
Platform: |
Size: 2048 |
Author: luoshuwen |
Hits: