CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
VHDL-FPGA-Verilog list
Sort by :
«
1
2
...
.00
.01
.02
.03
.04
3405
.06
.07
.08
.09
.10
...
4311
»
vhdlcpld
Downloaded:0
Using vhdl implementation of four smart Responder, strong success, showing to answer in number. Out that no one answered, there is alarm.
Update
: 2025-03-17
Size
: 330kb
Publisher
:
bela
mc8051
Downloaded:0
Oregano Systems 8051 ip core
Update
: 2025-03-17
Size
: 385kb
Publisher
:
horven
shuizhongvhdl
Downloaded:0
When a digital clock in VHDL procedures, time, school hours, the whole point timekeeping function, it is suitable for use in EDA Design
Update
: 2025-03-17
Size
: 1kb
Publisher
:
小黄
counterfour
Downloaded:0
verilog code for counter four
Update
: 2025-03-17
Size
: 1kb
Publisher
:
vmreddy
jiaotongdengsheji
Downloaded:0
This is a traffic light control, VHDL program for maxplus platform, suitable for EDA Design
Update
: 2025-03-17
Size
: 142kb
Publisher
:
小黄
958610VHDL_trafficlight
Downloaded:0
When a traffic light on the VHDL language programs, suitable for EDA design.
Update
: 2025-03-17
Size
: 112kb
Publisher
:
吴凯
shuzizhong2008
Downloaded:0
When a digital clock on the VHDL program, there is time, school time, timer and other functions
Update
: 2025-03-17
Size
: 79kb
Publisher
:
吴凯
PC8501
Downloaded:0
This program is Verlog language program, using QUARTUS6.0 preparation, program implementation function is to control the conversion and AD2S80 and data bus to read data
Update
: 2025-03-17
Size
: 1kb
Publisher
:
chendongkui
DES
Downloaded:0
This is verilog source code for DES(Data Encryption standard) which is used in network security.
Update
: 2025-03-17
Size
: 20kb
Publisher
:
Krupesh
standard_sim_tb
Downloaded:0
the standard test of xilinx CTC IPcore (encoder and decoder) , without the channel with noise
Update
: 2025-03-17
Size
: 13kb
Publisher
:
zhou
hwitl_sim
Downloaded:0
This simulation uses a AWGN module to include noise as part of the simulation. Prior to running the simulation, the UniSim models for the encoder and decoder must be generated as well as the AWGN module.
Update
: 2025-03-17
Size
: 97kb
Publisher
:
zhou
ctc_advanced_sim_tb
Downloaded:0
xilinx CTC IPcore Bit Error Rate Test
Update
: 2025-03-17
Size
: 211kb
Publisher
:
zhou
«
1
2
...
.00
.01
.02
.03
.04
3405
.06
.07
.08
.09
.10
...
4311
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.