Verilog language used in the FPGA to achieve one of the 256 sampling points sine wave, I have already tried it, very useful~ ~ ~

sine
....\default.cfg
....\default.cfg.bck
....\ROM.DAT
....\rom16x7.v
....\sgen.c
....\sim.vc
....\simv.daidir
....\...........\01j9_1.daidb
....\...........\3e3i_1.daidb
....\...........\vcs.dailu
....\...........\vcs_mstr.daidb
....\simv.exe
....\simv.exp
....\simv.lib
....\sine.v
....\sinetest.v
....\vcdplus.vpd
....\wave.bat

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．