it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].you can use this code in any DSP project in which data entry is required.

FIFO
....\bench
....\.....\fifo_tb.v
....\.....\tasks
....\.....\.....\comp_data.v
....\.....\.....\initialize_sys.v
....\.....\.....\mk_infile.v
....\.....\.....\rd_data.v
....\.....\.....\reset_sys.v
....\.....\.....\wrt_data.v
....\rtl
....\...\fifo_top.v
....\...\ram_blk.v
....\sim
....\...\fifo.cr.mti
....\...\fifo.mpf
....\...\output_files
....\...\............\ch_data.txt
....\...\............\compare_data.txt
....\...\............\data_rd.txt
....\...\parameters.v
....\...\work
....\...\....\fifo_tb
....\...\....\.......\verilog.asm
....\...\....\.......\_primary.dat
....\...\....\.......\_primary.vhd
....\...\....\fifo_top
....\...\....\........\verilog.asm
....\...\....\........\_primary.dat
....\...\....\........\_primary.vhd
....\...\....\ram_32x8
....\...\....\........\verilog.asm
....\...\....\........\_primary.dat
....\...\....\........\_primary.vhd
....\...\....\ram_blk
....\...\....\.......\verilog.asm
....\...\....\.......\_primary.dat
....\...\....\.......\_primary.vhd
....\...\....\_info

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．