Effective 3-DES algorithm to improve the implementation of speed, multi-stage pipeline technology, designed a high-speed hardware architecture, making the original 48 clock cycles required to complete the operation, and now only need one clock cycle can be completed. In addition by increasing the input/output control signal. Makes the IP can be easily integrated into the SOC, the SOC has significantly shortened the design cycle.

DES_IP
......\3des_log.txt
......\des3_top.v
......\des_cipher.v
......\des_key_sel.v
......\des_sbox1.v
......\des_sbox2.v
......\des_sbox3.v
......\des_sbox4.v
......\des_sbox5.v
......\des_sbox6.v
......\des_sbox7.v
......\des_sbox8.v
......\des_top.v
......\log.txt
......\tb_des.v
......\tb_des3.v

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．