Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 409kb
  • Downloaded :0次
  • Author :j****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
This is an FPGA-based digital image of the integer DCT transform process and procedures to achieve high-performance 2-D DCT transform.
Packet file list
(Preview for download)
实战训练21 整数DCT变换的设计与实现
..................................\1ddct
..................................\.....\.untf
..................................\.....\1ddct.dhp
..................................\.....\1ddct.ise
..................................\.....\1ddct.ise_ISE_Backup
..................................\.....\automake.log
..................................\.....\d1_dct.v
..................................\.....\dct.bld
..................................\.....\dct.cmd_log
..................................\.....\dct.lso
..................................\.....\dct.mrp
..................................\.....\dct.nc1
..................................\.....\dct.ncd
..................................\.....\dct.ngc
..................................\.....\dct.ngd
..................................\.....\dct.ngm
..................................\.....\dct.ngr
..................................\.....\dct.pad
..................................\.....\dct.pad_txt
..................................\.....\dct.par
..................................\.....\dct.par_nlf
..................................\.....\dct.pcf
..................................\.....\dct.placed_ncd_tracker
..................................\.....\dct.prj
..................................\.....\dct.routed_ncd_tracker
..................................\.....\dct.stx
..................................\.....\dct.syr
..................................\.....\dct.twr
..................................\.....\dct.twx
..................................\.....\dct.versim_par
..................................\.....\dct.xpi
..................................\.....\dct_map.ncd
..................................\.....\dct_map.ngm
..................................\.....\dct_pad.csv
..................................\.....\dct_pad.txt
..................................\.....\dct_summary.html
..................................\.....\dct_test.cmd_log
..................................\.....\dct_test.lso
..................................\.....\dct_test.prj
..................................\.....\dct_test.syr
..................................\.....\dct_test_summary.html
..................................\.....\dct_test_vhdl.prj
..................................\.....\dct_timesim.nlf
..................................\.....\dct_timesim.sdf
..................................\.....\dct_timesim.v
..................................\.....\dct_vhdl.prj
..................................\.....\idtest.ant
..................................\.....\idtest.fdo
..................................\.....\idtest.jhd
..................................\.....\idtest.tbw
..................................\.....\idtest.tdo
..................................\.....\idtest.tfw
..................................\.....\idtest.timesim_tfw
..................................\.....\idtest.udo
..................................\.....\idtest.xwv
..................................\.....\idtest.xwv_bak
..................................\.....\idtest_bencher.prj
..................................\.....\Project.dhp
..................................\.....\results.txt
..................................\.....\transcript
..................................\.....\vsim.wlf
..................................\.....\work
..................................\.....\....\dct
..................................\.....\....\...\verilog.asm
..................................\.....\....\...\_primary.dat
..................................\.....\....\...\_primary.vhd
..................................\.....\....\glbl
..................................\.....\....\....\verilog.asm
..................................\.....\....\....\_primary.dat
..................................\.....\....\....\_primary.vhd
..................................\.....\....\idtest
..................................\.....\....\......\verilog.asm
..................................\.....\....\......\_primary.dat
..................................\.....\....\......\_primary.vhd
..................................\.....\....\_info
.................
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.