Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 1.05mb
  • Downloaded :0次
  • Author :liang*****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
LCD1602-driven FPGA-based, verilog code debugging has been successful
Packet file list
(Preview for download)
LCD实验
.......\Project
.......\.......\LCD_1602
.......\.......\........\component
.......\.......\........\constraint
.......\.......\........\..........\LCD_Top.pdc
.......\.......\........\coreconsole
.......\.......\........\designer
.......\.......\........\........\impl1
.......\.......\........\........\.....\designer.log
.......\.......\........\........\.....\LCD_Driver.ide_des
.......\.......\........\........\.....\LCD_Top.adb
.......\.......\........\........\.....\LCD_Top.dtf
.......\.......\........\........\.....\...........\verify.log
.......\.......\........\........\.....\LCD_Top.ide_des
.......\.......\........\........\.....\LCD_Top.pdb
.......\.......\........\........\.....\LCD_Top.pdb.depends
.......\.......\........\........\.....\LCD_Top.plk
.......\.......\........\........\.....\LCD_Top.tcl
.......\.......\........\........\.....\LCD_Top_ba.sdf
.......\.......\........\........\.....\LCD_Top_ba.v
.......\.......\........\........\.....\LCD_Top_fp
.......\.......\........\........\.....\..........\LCD_Top.log
.......\.......\........\........\.....\..........\LCD_Top.pro
.......\.......\........\........\.....\PLL_1M.ide_des
.......\.......\........\........\.....\simulation
.......\.......\........\hdl
.......\.......\........\...\Clock_Gen.v
.......\.......\........\...\LCD_Driver.v
.......\.......\........\...\LCD_Top.v
.......\.......\........\LCD_1602.prj
.......\.......\........\phy_synthesis
.......\.......\........\simulation
.......\.......\........\..........\meminit.dat
.......\.......\........\..........\modelsim.ini
.......\.......\........\..........\modelsim.ini.sav
.......\.......\........\smartgen
.......\.......\........\........\PLL_1M
.......\.......\........\........\......\PLL_1M.cxf
.......\.......\........\........\......\PLL_1M.gen
.......\.......\........\........\......\PLL_1M.log
.......\.......\........\........\......\PLL_1M.v
.......\.......\........\........\PLL_1M_work.ixf
.......\.......\........\........\smartgen.aws
.......\.......\........\stimulus
.......\.......\........\........\BtimErrors.log
.......\.......\........\........\LCD_Top.dsk
.......\.......\........\........\LCD_Top.hpj
.......\.......\........\........\waveperl.log
.......\.......\........\synthesis
.......\.......\........\.........\.recordref
.......\.......\........\.........\actgen
.......\.......\........\.........\component
.......\.......\........\.........\constraint
.......\.......\........\.........\coreconsole
.......\.......\........\.........\designer
.......\.......\........\.........\........\convert.log
.......\.......\........\.........\........\convert.tcl
.......\.......\........\.........\........\impl1
.......\.......\........\.........\........\.....\impl.prj_des
.......\.......\........\.........\........\.....\simulation
.......\.......\........\.........\........\impl2
.......\.......\........\.........\........\.....\simulation
.......\.......\........\.........\hdl
.......\.......\........\.........\LCD_Top.areasrr
.......\.......\........\.........\LCD_Top.edn
.......\.......\........\.........\LCD_Top.fse
.......\.......\........\.........\LCD_Top.htm
.......\.......\........\.........\LCD_Top.map
.......\.......\........\.........\LCD_Top.sap
.......\.......\........\.........\LCD_Top.sdf
.......\.......\........\.........\LCD_Top.srd
.......\.......\........\.........\LCD_Top.srm
.......\.......\........\.........\LCD_Top.srr
.......\.......\........\.........\LCD_Top.srs
.......\.......\........\.........\LCD_Top.tlg
.......\.......\........\.........\LCD_Top_sdc.sdc
.......\.......\........\.........\LCD_Top_syn.prj
.......\.......\........\.........\LCD_Top_syn.prj.convert.sav
.......\.......\........\.........\phy_synthesis
.......\.......\........\.........\simulation
.......\.......\........\.........\..........\modelsim.ini
.......\.......\........\.........\..........\modelsim.ini.sav
.......\.......\........\.........\smartgen
.......\.......\........\.........\stdout.log
.......\.......\........\.........\stimulus
.......\.......\........\.........\s
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.