Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 374kb
  • Downloaded :0次
  • Author :旭***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.
Packet file list
(Preview for download)
myclock
.......\clk_and_modify.vhd
.......\cmp_state.ini
.......\db
.......\..\add_sub_5ph.tdf
.......\..\add_sub_rnh.tdf
.......\..\myclock.asm.qmsg
.......\..\myclock.cmp.cdb
.......\..\myclock.cmp.ddb
.......\..\myclock.cmp.hdb
.......\..\myclock.cmp.rdb
.......\..\myclock.cmp.tdb
.......\..\myclock.db_info
.......\..\myclock.fit.qmsg
.......\..\myclock.hier_info
.......\..\myclock.hif
.......\..\myclock.map.cdb
.......\..\myclock.map.hdb
.......\..\myclock.map.qmsg
.......\..\myclock.pre_map.hdb
.......\..\myclock.project.hdb
.......\..\myclock.rtlv.hdb
.......\..\myclock.rtlv_sg.cdb
.......\..\myclock.rtlv_sg_swap.cdb
.......\..\myclock.sgdiff.cdb
.......\..\myclock.sgdiff.hdb
.......\..\myclock.sim.hdb
.......\..\myclock.sim.qmsg
.......\..\myclock.sim.rdb
.......\..\myclock.sim.vwf
.......\..\myclock.sld_design_entry.sci
.......\..\myclock.sld_design_entry_dsc.sci
.......\..\myclock.syn_hier_info
.......\..\myclock.tan.qmsg
.......\..\myclock_cmp.qrpt
.......\..\myclock_sim.qrpt
.......\display.vhd
.......\distribute_frq.vhd
.......\myclock.asm.rpt
.......\myclock.cdf
.......\myclock.done
.......\myclock.fit.eqn
.......\myclock.fit.rpt
.......\myclock.fit.summary
.......\myclock.flow.rpt
.......\myclock.map.eqn
.......\myclock.map.rpt
.......\myclock.map.summary
.......\myclock.pin
.......\myclock.pof
.......\myclock.qpf
.......\myclock.qsf
.......\myclock.qws
.......\myclock.sim.rpt
.......\myclock.sim.vwf
.......\myclock.tan.rpt
.......\myclock.tan.summary
.......\myclock.vhd
.......\myclock.vwf
.......\sim.cfg
.......\time_form.vhd
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.