Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 158kb
  • Downloaded :0次
  • Author :she****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
VHDL language description, the clock frequency, a given CPLD experiment board system clock set 50M, but as a result of this work, we will be the system clock frequency after 20 hours of work needed to be DS18B20 clock, about 1.25M.
Packet file list
(Preview for download)
clk_div
.......\clk_div.asm.rpt
.......\clk_div.bsf
.......\clk_div.done
.......\clk_div.fit.rpt
.......\clk_div.fit.smsg
.......\clk_div.fit.summary
.......\clk_div.flow.rpt
.......\clk_div.map.rpt
.......\clk_div.map.summary
.......\clk_div.pin
.......\clk_div.pof
.......\clk_div.qpf
.......\clk_div.qsf
.......\clk_div.qws
.......\clk_div.sim.rpt
.......\clk_div.tan.rpt
.......\clk_div.tan.summary
.......\clk_div.vhd
.......\clk_div.vhd.bak
.......\clk_div.vwf
.......\db
.......\..\clk_div.asm.qmsg
.......\..\clk_div.asm_labs.ddb
.......\..\clk_div.cbx.xml
.......\..\clk_div.cmp.cdb
.......\..\clk_div.cmp.hdb
.......\..\clk_div.cmp.logdb
.......\..\clk_div.cmp.rdb
.......\..\clk_div.cmp.tdb
.......\..\clk_div.cmp0.ddb
.......\..\clk_div.dbp
.......\..\clk_div.db_info
.......\..\clk_div.eco.cdb
.......\..\clk_div.eds_overflow
.......\..\clk_div.fit.qmsg
.......\..\clk_div.hier_info
.......\..\clk_div.hif
.......\..\clk_div.map.cdb
.......\..\clk_div.map.hdb
.......\..\clk_div.map.logdb
.......\..\clk_div.map.qmsg
.......\..\clk_div.pre_map.cdb
.......\..\clk_div.pre_map.hdb
.......\..\clk_div.psp
.......\..\clk_div.pss
.......\..\clk_div.rtlv.hdb
.......\..\clk_div.rtlv_sg.cdb
.......\..\clk_div.rtlv_sg_swap.cdb
.......\..\clk_div.sgdiff.cdb
.......\..\clk_div.sgdiff.hdb
.......\..\clk_div.signalprobe.cdb
.......\..\clk_div.sim.cvwf
.......\..\clk_div.sim.hdb
.......\..\clk_div.sim.qmsg
.......\..\clk_div.sim.rdb
.......\..\clk_div.sld_design_entry.sci
.......\..\clk_div.sld_design_entry_dsc.sci
.......\..\clk_div.syn_hier_info
.......\..\clk_div.tan.qmsg
.......\..\clk_div.tis_db_list.ddb
.......\..\prev_cmp_clk_div.map.qmsg
.......\..\prev_cmp_clk_div.qmsg
.......\..\prev_cmp_clk_div.sim.qmsg
.......\..\wed.wsf
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.