Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

uart_rxd

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 1.66mb
  • Downloaded :0次
  • Author :zhou****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Verilog hdl a UART-based serial port to receive subroutine.
Packet file list
(Preview for download)
uart_rxd
........\db
........\..\prev_cmp_uart_rxd.asm.qmsg
........\..\prev_cmp_uart_rxd.eda.qmsg
........\..\prev_cmp_uart_rxd.fit.qmsg
........\..\prev_cmp_uart_rxd.map.qmsg
........\..\prev_cmp_uart_rxd.qmsg
........\..\prev_cmp_uart_rxd.tan.qmsg
........\..\uart_rxd.asm.qmsg
........\..\uart_rxd.asm_labs.ddb
........\..\uart_rxd.cbx.xml
........\..\uart_rxd.cmp.bpm
........\..\uart_rxd.cmp.cdb
........\..\uart_rxd.cmp.ecobp
........\..\uart_rxd.cmp.hdb
........\..\uart_rxd.cmp.kpt
........\..\uart_rxd.cmp.logdb
........\..\uart_rxd.cmp.rdb
........\..\uart_rxd.cmp.tdb
........\..\uart_rxd.cmp0.ddb
........\..\uart_rxd.cmp2.ddb
........\..\uart_rxd.cmp_merge.kpt
........\..\uart_rxd.db_info
........\..\uart_rxd.eco.cdb
........\..\uart_rxd.eda.qmsg
........\..\uart_rxd.fit.qmsg
........\..\uart_rxd.hier_info
........\..\uart_rxd.hif
........\..\uart_rxd.lpc.html
........\..\uart_rxd.lpc.rdb
........\..\uart_rxd.lpc.txt
........\..\uart_rxd.map.bpm
........\..\uart_rxd.map.cdb
........\..\uart_rxd.map.ecobp
........\..\uart_rxd.map.hdb
........\..\uart_rxd.map.kpt
........\..\uart_rxd.map.logdb
........\..\uart_rxd.map.qmsg
........\..\uart_rxd.map_bb.cdb
........\..\uart_rxd.map_bb.hdb
........\..\uart_rxd.map_bb.logdb
........\..\uart_rxd.pre_map.cdb
........\..\uart_rxd.pre_map.hdb
........\..\uart_rxd.rtlv.hdb
........\..\uart_rxd.rtlv_sg.cdb
........\..\uart_rxd.rtlv_sg_swap.cdb
........\..\uart_rxd.sgdiff.cdb
........\..\uart_rxd.sgdiff.hdb
........\..\uart_rxd.sld_design_entry.sci
........\..\uart_rxd.sld_design_entry_dsc.sci
........\..\uart_rxd.syn_hier_info
........\..\uart_rxd.tan.qmsg
........\..\uart_rxd.tis_db_list.ddb
........\..\uart_rxd.tmw_info
........\..\uart_rxd_global_asgn_op.abo
........\..\wed.wsf
........\incremental_db
........\..............\compiled_partitions
........\..............\...................\uart_rxd.root_partition.cmp.atm
........\..............\...................\uart_rxd.root_partition.cmp.dfp
........\..............\...................\uart_rxd.root_partition.cmp.hdbx
........\..............\...................\uart_rxd.root_partition.cmp.kpt
........\..............\...................\uart_rxd.root_partition.cmp.logdb
........\..............\...................\uart_rxd.root_partition.cmp.rcf
........\..............\...................\uart_rxd.root_partition.map.atm
........\..............\...................\uart_rxd.root_partition.map.dpi
........\..............\...................\uart_rxd.root_partition.map.hdbx
........\..............\...................\uart_rxd.root_partition.map.kpt
........\..............\README
........\simulation
........\..........\modelsim
........\..........\........\gate_work
........\..........\........\.........\@c@y@c@l@o@n@e@i@i@i_@p@r@i@m_@d@f@f@e
........\..........\........\.........\......................................\verilog.psm
........\..........\........\.........\......................................\_primary.dat
........\..........\........\.........\......................................\_primary.dbs
........\..........\........\.........\......................................\_primary.vhd
........\..........\........\.........\@c@y@c@l@o@n@e@i@i_@p@r@i@m_@d@f@f@e
........\..........\........\.........\....................................\verilog.psm
........\..........\........\.........\....................................\_primary.dat
........\..........\........\.........\....................................\_primary.dbs
........\..........\........\.........\....................................\_primary.vhd
........\..........\........\.........\@c@y@c@l@o@n@e_@p@r@i@m_@d@f@f@e
........\..........\........\.........\................................\verilog.psm
........\..........\........\.........\................................\_primary.dat
........\..........\........\.........\................................\_primary.dbs
........\..........\........\.........\................................\_primary.vhd
........\..........\........\.........\cycloneiii_and1
........\..........\........\.........\..............
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.