VHDL achieved with a project, you can reference to learn the design of FPGA

Test_LED[1]
...........\Test_LED
...........\........\altera_vhdl_support.vhd
...........\........\cmp_state.ini
...........\........\CPU.ocp
...........\........\CPU.vhd
...........\........\CPU.vho
...........\........\CPU_jtag_debug_module.vhd
...........\........\CPU_jtag_debug_module_wrapper.vhd
...........\........\CPU_ociram_default_contents.mif
...........\........\CPU_test_bench.vhd
...........\........\db
...........\........\..\altsyncram_0d21.tdf
...........\........\..\altsyncram_1a01.tdf
...........\........\..\altsyncram_3k41.tdf
...........\........\..\altsyncram_ba01.tdf
...........\........\..\altsyncram_gd41.tdf
...........\........\..\altsyncram_gpm1.tdf
...........\........\..\altsyncram_hd41.tdf
...........\........\..\altsyncram_vkt1.tdf
...........\........\..\decode_9ie.tdf
...........\........\..\Test_LED.asm.qmsg
...........\........\..\Test_LED.cbx.xml
...........\........\..\Test_LED.cmp.cdb
...........\........\..\Test_LED.cmp.hdb
...........\........\..\Test_LED.cmp.rdb
...........\........\..\Test_LED.cmp.tdb
...........\........\..\Test_LED.cmp0.ddb
...........\........\..\Test_LED.db_info
...........\........\..\Test_LED.eco.cdb
...........\........\..\Test_LED.fit.qmsg
...........\........\..\Test_LED.hier_info
...........\........\..\Test_LED.hif
...........\........\..\Test_LED.map.cdb
...........\........\..\Test_LED.map.hdb
...........\........\..\Test_LED.map.qmsg
...........\........\..\Test_LED.pre_map.cdb
...........\........\..\Test_LED.pre_map.hdb
...........\........\..\Test_LED.psp
...........\........\..\Test_LED.rtlv.hdb
...........\........\..\Test_LED.rtlv_sg.cdb
...........\........\..\Test_LED.rtlv_sg_swap.cdb
...........\........\..\Test_LED.sgdiff.cdb
...........\........\..\Test_LED.sgdiff.hdb
...........\........\..\Test_LED.signalprobe.cdb
...........\........\..\Test_LED.sld_design_entry.sci
...........\........\..\Test_LED.sld_design_entry_dsc.sci
...........\........\..\Test_LED.syn_hier_info
...........\........\..\Test_LED.tan.qmsg
...........\........\..\Test_LED_cmp.qrpt
...........\........\first_nios2_system.bsf
...........\........\first_nios2_system.ptf
...........\........\first_nios2_system.v
...........\........\first_nios2_system.vhd
...........\........\first_nios2_system_generation_script
...........\........\first_nios2_system_log.txt
...........\........\first_nios2_system_setup_quartus.tcl
...........\........\first_nios2_system_sim
...........\........\......................\contents_file_warning.txt
...........\........\......................\CPU_ociram_default_contents.dat
...........\........\......................\CPU_ociram_default_contents.hex
...........\........\......................\create_first_nios2_system_project.do
...........\........\......................\ic_tag_ram.dat
...........\........\......................\ic_tag_ram.hex
...........\........\......................\list_presets.do
...........\........\......................\modelsim.tcl
...........\........\......................\onchip_RAM.dat
...........\........\......................\onchip_ROM.dat
...........\........\......................\rf_ram_a.dat
...........\........\......................\rf_ram_a.hex
...........\........\......................\rf_ram_b.dat
...........\........\......................\rf_ram_b.hex
...........\........\......................\setup_sim.do
...........\........\......................\virtuals.do
...........\........\......................\wave_presets.do
...........\........\hello_led
...........\........\.........\.cdtbuild
...........\........\.........\.cdtproject
...........\........\.........\.project
...........\........\.........\application.stf
...........\........\.........\hello_led.c
...........\........\.........\readme.txt
...........\........\hello_led_syslib
...........\........\................\.cdtbuild
...........\........\................\.cdtproject
...........\........\................\.project
...........\........\................\readme.txt
...........\........\................\system.stf
...........\......

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．